Department of Electronics and Communication Engineering at Coimbatore campus in association with Xilinx Inc. and CoreEL Technologies is conducting a two day workshop on Signal and Image Processing Applications using Xilinx System Generator.

This workshop will provide the best and most up-to-date research results and industry-oriented technical contents, thereby facilitating a global exchange of ideas and the identification and shaping of future trends and directions in these fields.

This workshop strives to drive excellence in teaching-learning experience through setting up world class laboratory infrastructure and enabling the teaching staff and students on the latest tools, technologies and methodologies.

Last Date of Registration : April 5, 2014
Intimation of Selection : April 8, 2014



Ms. Sadiya, National Manager
Mr. G Prakash, Product Support Specialist
Mr. Vidya Sagar M.K.,

University Program, CoreEL Technologies, Bangalore. Tel:09972066855.

For More Details »»
Register Now »»

Thursday, April 10, 2014 - 09:00
Need of FPGAs for addressing high-performance  DSP designs Introduction to Xilinx System Generator for DSP Concepts of system modeling using Simulink Overview of Xilinx block sets and system modeling  for hardware implementation Model and simulate a DSP block using Simulink/Xilinx System Generator Lab: Getting started with Simulink Lab: Creating a 12 x 8 MAC Using the System Generator for DSP Lab: Signal Routing - custom system modeling for  DSP applications  
Friday, April 11, 2014 - 09:00
Concepts of Hardware co-simulation using System Generator DSP Addressing Video and Image Processing applications using Xilinx FPGA’s - challenges and current trends Zynq all programmable SoC Zynq FPGA architecture - Capabilities and benefits for Video and Image Processing applications Lab: Demonstration of Real Time Image processing application using Xilinx Spartan-6 & Virtex-5 FPGA Development platform Lab : Implementing a system controller as per the design specifications Lab : Designing a Multirate MAC FIR system Lab: Hardware co-simulation of FIR filter using ...
Event Details
2014-04-10 09:00 to 2014-04-11 17:00