Publication Type:

Journal Article

Source:

Indian Journal of Science and Technology, Indian Society for Education and Environment, Volume 9, Number 30 (2016)

URL:

https://www.scopus.com/inward/record.uri?eid=2-s2.0-84984608915&partnerID=40&md5=1ec8fd7549278055a14a17dbad9a8fe4

Abstract:

<p>Objectives: Processors are computing elements of most of the embedded systems. As the technology is growing day by day, processors that are released in the market are mostly embedded processors. Processors are designed to perform concurrent operations and execution at a higher clock rate to meet the performance demands result in large heat dissipation and energy consumption. Thus there is an emphasis on power and energy consumption reduction in real time embedded processors. This work targets to reduce the processor power consumption without violating the real time constraints. Method: In this work, a dynamic power management technique named dynamic counters is employed in real-time system to minimize power consumption. The proposed method facilitates bounding of the events conservatively for effective bounding of future workload. It also employs scheduling ON and OFF time of the devices based on workload bounding at run-time. Simulation analysis is carried out to confirm the performance enhancement of the proposed method. Findings: Energy consumed by the processor increases with the number of event arrivals and switching of modes facilitates significant energy savings. Improvement: Run-time and memory overheads are overcome by dynamic counter technique. Effective bounding of future workload enhances computational efficiency.</p>

Notes:

cited By 0

Cite this Research Publication

S. L. Srinath and Dr. Anju Pillai S., “Adaptive interplay of DVS and DPM for power consumption reduction in real-time embedded processors”, Indian Journal of Science and Technology, vol. 9, 2016.

207
PROGRAMS
OFFERED
6
AMRITA
CAMPUSES
15
CONSTITUENT
SCHOOLS
A
GRADE BY
NAAC, MHRD
8th
RANK(INDIA):
NIRF 2018
150+
INTERNATIONAL
PARTNERS