Energy minimization is an important factor in designing digital circuits which are portable and battery operated.Irreversible logic operation causes the minimum dissipation of KT ln 2 joules of heat energy when each bit is erased.Reversible logic that employs adiabatic switching principles can be used to minimize dynamic power , which is the major contributor to total power dissipation. Reversible Energy Recovery Logic (RERL) belongs to fully adiabatic logic family and it eliminates non adiabatic energy loss by making use of reversible logic. RERL NAND/AND gate and RERL SR latch is proposed in this work using eight phase clocking scheme. This RERL circuits consume less energy compared with static CMOS logic circuits at low speed operation. The simulation result using HSPICE shows that RERL circuits consume less power compared with the static CMOS circuits. © 2012 Springer-Verlag.
cited By (since 1996)0; Conference of org.apache.xalan.xsltc.dom.DOMAdapter@46cb75e3 ; Conference Date: org.apache.xalan.xsltc.dom.DOMAdapter@57a8ae64 Through org.apache.xalan.xsltc.dom.DOMAdapter@3515432; Conference Code:92037
C. S. Shari Jahan and Kayalvizhi, N. M. N., “Adiabatic technique for designing energy efficient logic circuits”, Communications in Computer and Information Science, vol. 305 CCIS, pp. 100-107, 2012.