Publication Type:

Conference Paper

Source:

Proceedings of 2016 International Conference on Advanced Communication Control and Computing Technologies, ICACCCT 2016, Institute of Electrical and Electronics Engineers Inc., p.141-146 (2016)

ISBN:

9781467395458

URL:

https://www.scopus.com/inward/record.uri?eid=2-s2.0-85014217699&doi=10.1109%2fICACCCT.2016.7831617&partnerID=40&md5=c7631032dc7c25de6bb7b4012d1f5129

Abstract:

<p>This paper describes the design and implementation of programmable AXI bus Interface modules in Verilog Hardware Description Language (HDL) and implementation in Xilinx Spartan 3E FPGA. All the interface modules are reconfigurable with the data size, burst type, number of transfers in a burst. Multiple masters can communicate with different slave memory locations concurrently. An arbiter controls the burst grant to different bus masters based on Round Robin algorithm. Separate decoder modules are implemented for write address channel, write data channel, write response channel, read address channel, read data channel. The design can support a maximum of 16 masters. All the RTL simulations are performed using Modelsim RTL Simulator. Each independent module is synthesized in XC3S250EPQ208-5 FPGA and the maximum speed is found to be 298.958 MHz. All the design modules can be integrated to create a soft IP for the AXI BUS system. © 2016 IEEE.</p>

Notes:

cited By 0; Conference of 2016 International Conference on Advanced Communication Control and Computing Technologies, ICACCCT 2016 ; Conference Date: 25 May 2016 Through 27 May 2016; Conference Code:126081

Cite this Research Publication

Dr. Ramesh Bhakthavatchalu, Rekha, B. S., Divya, G. A., and Jyothi, V. U. S., “Design of AXI bus interface modules on FPGA”, in Proceedings of 2016 International Conference on Advanced Communication Control and Computing Technologies, ICACCCT 2016, 2016, pp. 141-146.

207
PROGRAMS
OFFERED
6
AMRITA
CAMPUSES
15
CONSTITUENT
SCHOOLS
A
GRADE BY
NAAC, MHRD
8th
RANK(INDIA):
NIRF 2018
150+
INTERNATIONAL
PARTNERS