Publication Type:

Conference Paper

Source:

Proceedings of IEEE International Conference on Circuit, Power and Computing Technologies, ICCPCT 2016, Institute of Electrical and Electronics Engineers Inc. (2016)

ISBN:

9781509012770

URL:

https://www.scopus.com/inward/record.uri?eid=2-s2.0-84992029432&partnerID=40&md5=7e173b83336e8f6da6ec7e1eaab79530

Keywords:

Adders, Carry logic, Carry lookahead adder, Computer circuits, Electric power utilization, Electron multipliers, Logic gates, Modified Booth algorithm, Multiplier and accumulator (MAC), Reconfigurable hardware, Reversible logic gates, Ripple carry adders

Abstract:

In this paper novel method for multiplier and accumulator is proposed by combining reversible logic functions and hybrid carry look-ahead adder. Modified booth algorithm produces less delay in comparison with a normal multiplication process and it also moderates the number of partial products. The Carry look-ahead adder is used for controlling the overall MAC delay. The main purpose of designing a reversible logic is to reduce the circuit complexity, power consumption and loss of information. Here we survey on possible ways to make a full adder design using different reversible logic gates. We also proposed a new hybrid CLA from the existing hierarchical CLA which exhibits high performance in terms of computation, power consumption and area. Area, delay and power complexities of the resulting design are reported. The proposed MAC shows better performance compare to conventional method and has advantages of reduced area overhead and critical path delay. This new high speed hybrid carry look-ahead adders are simulated and synthesized using Synopsys (90 nm) Design Compiler and Xilinx ISE simulator.

Notes:

cited By 0; Conference of 2016 IEEE International Conference on Circuit, Power and Computing Technologies, ICCPCT 2016 ; Conference Date: 18 March 2016 Through 19 March 2016; Conference Code:123144

Cite this Research Publication

R. Balakumaran and Prabhu E., “Design of high speed multiplier using modified booth algorithm with hybrid carry look-ahead adder”, in Proceedings of IEEE International Conference on Circuit, Power and Computing Technologies, ICCPCT 2016, 2016.

207
PROGRAMS
OFFERED
5
AMRITA
CAMPUSES
15
CONSTITUENT
SCHOOLS
A
GRADE BY
NAAC, MHRD
8th
RANK(INDIA):
NIRF 2018
150+
INTERNATIONAL
PARTNERS