The principal theme in present world of electronic is low power design. In modern technologies, low power design has drawn significant concern due to increasing transistor counts, higher speed of operations and clock frequencies. Reversible logic plays a vital role when VLSI circuits with minimal power dissipation are considered. It has the ability to decrease the power dissipation by recuperating bit loss from its distinctive one to one mapping. This paper presents a novel design of Recursive Systematic Convolutional (RSC) Encoder using the existing reversible gates. The proposed RSC encoder is coded in Verilog-HDL and synthesized in synopsis DC tool (90 nm library). The power analysis report shows that the proposed RSC encoder circuit dissipates less power when compared to the conventional one.
J. Aishvarya, Manindra, P. S. N. V. V., P. Priya, S., Rao, K. Vaseeshwar, and Prabhu E., “Design of Low Power RSC Encoder Using Reversible Logic”, in International Conference on Intelligent Data Communication Technologies and Internet of Things (ICICI) 2018, Cham, 2019.