Publication Type:

Patent

Source:

Volume US6426297 B1 (2002)

URL:

http://www.google.com/patents/US6426297

Abstract:

<p>A method is provided for manufacturing an integrated circuit having a semiconductor substrate with a semiconductor device. A dielectric layer is formed on the semiconductor wafer and an opening is formed in the dielectric layer. A barrier layer is deposited to line the opening and a conductor core is deposited to fill the channel opening over the barrier layer. The semiconductor wafer is then subjected to chemical-mechanical polishing using a differential pressure between the center of the semiconductor wafer and its periphery.</p>

Cite this Research Publication

K. S. Sahota, Dr. Krishnashree Achuthan, and Lopatin, S. D., “Differential pressure chemical-mechanical polishing in integrated circuit interconnects”, 2002.

It appears your Web browser is not configured to display PDF files. Download adobe Acrobat or click here to download the PDF file.