Publication Type:

Journal Article


Communications in Computer and Information Science, Volume 335 CCIS, Trivandrum, p.75-84 (2012)





Algorithms, Configurable Logic Blocks, Cryptography, Field programmable gate arrays (FPGA), Field-programming gate arrays, Hardware, High security environment, Network security, Pipe linings, Scheduling, Scrambling, Scrambling algorithm, Skew core, Speech signals


This paper presents a high performance reconfigurable hardware implementation of speech scrambling-descrambling system which can be used for military and high security environments. The scrambling algorithm is based on DES algorithm with a novel skew core key scheduling. The scrambled speech signal is not intelligible to the listener, but the recovered audio is very clear. This type of encryption can be used in applications where we need to discourage eavesdropping from co-channel users or RF scanners. The DES design is implemented on Virtex 5 XC5VLX110T Field Programming Gate Arrays (FPGA) technology. Final 16-stage pipelined design is achieved with encryption rate of 35.5 Gbit/s and 2140 number of Configurable logic blocks (CLBs). © 2012 Springer-Verlag.


cited By (since 1996)0; Conference of org.apache.xalan.xsltc.dom.DOMAdapter@51a5ef32 ; Conference Date: org.apache.xalan.xsltc.dom.DOMAdapter@64fae57e Through org.apache.xalan.xsltc.dom.DOMAdapter@13f0e6fd; Conference Code:93237

Cite this Research Publication

J. Ea John, Ajai, A. SaRemya, and Poornachandran, Pb, “Effective implementation of des algorithm for voice scrambling”, Communications in Computer and Information Science, vol. 335 CCIS, pp. 75-84, 2012.