Efficient don't-care filling method to achieve reduction in test power

ISBN:

URL:

Keywords:

Abstract:

Since VLSI technology has become ubiquitous in today's world, this field is a prime candidate for power reduction. Tremendous growth in chip density and reduction in dimensions contribute to an escalation in clock rate. Delay faults are detected using at-speed scan testing. This paper proposes a novel method to achieve power reduction during scan test by using x-filling. In this paper, ISCAS′89 benchmark circuits have been used with an industrial 90nm technology. The tools used were Synopsys TetraMAX and Synopsys Design Compiler. Experimental results show a considerable reduction in average shift power and average capture power. © 2015 IEEE.

Notes:

cited By 0; Conference of International Conference on Advances in Computing, Communications and Informatics, ICACCI 2015 ; Conference Date: 10 August 2015 Through 13 August 2015; Conference Code:115835