Publication Type:

Journal Article


Inderscience- International Journal of embedded systems, Volume 5, Number 4, p.239 – 247 (2013)



This paper aims to describe a dedicated high throughput parallel architecture for digital proportional-integral-derivative (PID) controller along with its field programmable gate array (FPGA) and application specific integrated circuit (ASIC) implementations. The processing speed of the controller depends on design of arithmetic units. In this context, this design incorporates parallel multipliers and a parallel adder to enhance the processing speed. This design is deeply pipelined to achieve high throughput. The algorithm is prototyped on Xilinx FPGA and implemented in 180 nm technology using cadence RTL complier. The performance of the controller is analysed by the results from a dc-dc buck converter control system through hardware descriptive language (HDL) co-simulation. Electronic design automation (EDA) simulator link interacts with hardware and software in MATLAB/Simulink environment and in this environment the response of the buck converter control system prior to hardware implementation is shown.

Cite this Research Publication

T. .Ananthan and .V.Vaidyan, M., “FPGA-based parallel architecture for PID control algorithm and HDL co-simulation”, Inderscience- International Journal of embedded systems, vol. 5, pp. 239 – 247, 2013.