Publication Type:

Journal Article

Source:

International Journal of Power Electronics and Drive Systems, Institute of Advanced Engineering and Science, Volume 9, Number 1, p.166-173 (2018)

URL:

https://www.scopus.com/inward/record.uri?eid=2-s2.0-85042298290&doi=10.11591%2fijpeds.v9n1.pp166-173&partnerID=40&md5=0b26e56b7a5c5add3b4e36335beba9c2

Abstract:

<p>Harmonic elimination at the fundamental frequency is very much appropriate for high and medium range of power generation and applications. This paper considers a new technique for selective harmonic elimination (SHE), in which the total harmonic distortion (THD) is minimized when compared with that of the conventional one. With this technique, the harmonics at lower order are eliminated, which are more predominant than the higher ones. Cascaded H-Bridge inverter fed by a single DC is considered which is simulated with the switching angles generated by both the conventional method of SHE and the new method of SHE. The simulated results of the load voltage and the waveforms of the harmonic analysis are shown. The THD values are compared for the two techniques. The experimental results are also shown for the new technique. The switching angles are generated with the help of field programmable gated array (FPGA) in the hardware. The value of experimental THD of voltage is compared with that of simulated THD and the comparison prove that the results are satisfactory. © 2018 Institute of Advanced Engineering and Science. All rights reserved.</p>

Notes:

cited By 0

Cite this Research Publication

T. Porselvi, Deepa, K., and Muthu, R., “FPGA based selective harmonic elimination technique for multilevel inverter”, International Journal of Power Electronics and Drive Systems, vol. 9, pp. 166-173, 2018.

207
PROGRAMS
OFFERED
6
AMRITA
CAMPUSES
15
CONSTITUENT
SCHOOLS
A
GRADE BY
NAAC, MHRD
8th
RANK(INDIA):
NIRF 2018
150+
INTERNATIONAL
PARTNERS