Publication Type:

Journal Article

Source:

Advances in Intelligent Systems and Computing, Springer Verlag, Volume 433, p.501-511 (2016)

ISBN:

9788132227533

URL:

https://www.scopus.com/inward/record.uri?eid=2-s2.0-84965070350&partnerID=40&md5=68a5125f836c5c8313507934db452b6f

Abstract:

<p>Dependability of safety critical system by fault tolerant design approach use redundant architecture to tolerate hardware faults. Navigation, Guidance and Control units of onboard computers in Indian satellite launch vehicles rely on hot standby dual redundancy. Effective use of computational resources is desirable in such applications where weight, size, power and volume are critical. Resource augmentation based on task criticality can achieve an increased slack margin which further is used for software and transient fault handling and improved system performance. In this paper, design and development of a hardware prototype with fault injection on an LPC 1768 ARM processor, for validating and testing the fault tolerant resource augmented scheduling of onboard computers is presented. The resource augmented system with added flexibility has been evaluated for improved performance and superior management of faults. The system provides better slack margin and resource utilization which leads for tolerating increased number of transient and software faults. © Springer India 2016.</p>

Notes:

cited By 0; Conference of 3rd International Conference on Information Systems Design and Intelligent Applications, INDIA 2016 ; Conference Date: 8 January 2016 Through 9 January 2016; Conference Code:164479

Cite this Research Publication

A. Sreekumar and V. Pillay, R., “Hardware prototyping for enhanced resilient onboard navigation unit”, Advances in Intelligent Systems and Computing, vol. 433, pp. 501-511, 2016.

207
PROGRAMS
OFFERED
5
AMRITA
CAMPUSES
15
CONSTITUENT
SCHOOLS
A
GRADE BY
NAAC, MHRD
8th
RANK(INDIA):
NIRF 2018
150+
INTERNATIONAL
PARTNERS