This paper proposes a method for implementing a Butterworth IIR low pass filter on Xilinx Spartan-6 XC6SLX45 FPGA board. The FPGA implementation is preferred because of increased computational speed compared with implementation in DSP processors. The IIR filter coefficients are calculated manually and the direct form II structure was simulated on Simulink with Xilinx block sets. In addition to simulation, hardware/software co-simulation was performed and it was observed that similar results were obtained. © Research India Publications.
cited By 0
A. J. Thottupattu, Neha, S., and S. Veni, “Hardware software co-simulation of IIR filter using Xilinx system generator for FPGA implementation”, International Journal of Applied Engineering Research, vol. 10, pp. 37151-37155, 2015.