Publication Type:

Conference Paper


2011 - International Conference on Signal Processing, Communication, Computing and Networking Technologies, ICSCCN-2011, IEEE, Thuckalay, p.475-479 (2011)





Binding problem, Communication, Computational complexity, Constraint specifications, Data flow analysis, Data flow graphs, Data transfer, Design, Electric power utilization, Execution time, Graphic methods, High-level synthesis, ILP formulation, Input matrices, Integer Linear Programming, Integer programming, Linear programming, Matrix algebra, Optimization, Power Optimization, Power-aware scheduling, Scheduling, Signal processing, Switching activities, Switching power, Time step


This paper seeks to investigate integer linear programming (ILP) methodologies for power optimization during high level synthesis (HLS). Scheduling, binding and allocation are the three basic steps in high level synthesis. Here power aware scheduling and binding are considered. Integer Linear Programming has been widely investigated for solving scheduling and binding problems. Various methods are available for solving integer linear programming problems. There are several issues encountered in ILP like scalability and computational complexity. In this paper, an existing ILP approach for power aware scheduling of data flow graphs (DFGs) has been modified with a simpler set of constraint specifications. To devise the ILP, constraints are specified by means of matrices that are consequential from the data flow graph (DFG) and switching activity information. From that DFG, two matrices are generated based on the intra and inter iteration precedence of the nodes. Another input matrix is also derived from the data flow graph based on the switching activity information. Constraints related to time steps and node execution steps are specified by means of inequalities. All input matrices required for the ILP Formulation are generated using C with the data flow graph as input. FICO Xpress optimization suite is used for executing the ILP. Preliminary results indicate that the proposed modified ILP approach results in shorter execution times. © 2011 IEEE.


cited By (since 1996)0; Conference of org.apache.xalan.xsltc.dom.DOMAdapter@60106346 ; Conference Date: org.apache.xalan.xsltc.dom.DOMAdapter@53e5b9ef Through org.apache.xalan.xsltc.dom.DOMAdapter@f1224f1; Conference Code:86851

Cite this Research Publication

A. S. Yazhini and Dr. Harish Ram D. S., “High level synthesis of data flow graphs using integer linear programming for switching power reduction”, in 2011 - International Conference on Signal Processing, Communication, Computing and Networking Technologies, ICSCCN-2011, Thuckalay, 2011, pp. 475-479.