The VLSI architecture for the low power combined FM0 and Manchester encoder (SOLS) circuit using modified GDI has been proposed in this paper. Comparisons are made with existing architecture using general CMOS Logic. The power consumption and delay in this circuit are reduced. The working conditions for existing circuit for FMO/Manchester encoder and decoder using HCPM technique have also been modified in this paper. The architecture has been realized in CMOS 90 nm technology. Cadence Virtuoso Analog design environment has been used for implementing and synthesizing the test circuits. © 2016 IEEE.
cited By 0; Conference of 2016 IEEE International Conference on Computational Intelligence and Computing Research, ICCIC 2016 ; Conference Date: 15 December 2016 Through 17 December 2016; Conference Code:127661
N. Sowjith, K. Sandeep, S., Sumanth, M., and S. Agrawal, “Low power VLSI architecture for combined FMO/Manchester encoder for reusability and FMO/Manchester codecs”, in 2016 IEEE International Conference on Computational Intelligence and Computing Research, ICCIC 2016, 2017.