Publication Type:

Patent

Source:

Volume US6649511 B1, Number US 10/272,760 (2003)

URL:

http://www.google.com/patents/US6649511

Abstract:

<p>A manufacturing method provides a semiconductor substrate with a semiconductor device. A dielectric layer is formed on the semiconductor substrate and an opening provided therein. An barrier layer lines the opening and a seed layer is deposited to line the barrier layer. A conductor core fills the opening over the barrier layer to form a conductor channel. The seed layer is annealed to form an annealed region, which securely bonds the seed layer to the barrier layer and prevents electromigration along the surface between the seed and barrier layers.</p>

Cite this Research Publication

Dr. Krishnashree Achuthan and Marathe, A. P., “Method of manufacturing a seed layer with annealed region for integrated circuit interconnects”, U.S. Patent US 10/272,7602003.

It appears your Web browser is not configured to display PDF files. Download adobe Acrobat or click here to download the PDF file.

207
PROGRAMS
OFFERED
5
AMRITA
CAMPUSES
15
CONSTITUENT
SCHOOLS
A
GRADE BY
NAAC, MHRD
9th
RANK(INDIA):
NIRF 2017
150+
INTERNATIONAL
PARTNERS