Publication Type:

Patent

Source:

Volume US7307002 B2, Number US 11/099,339 (2007)

URL:

http://www.google.com/patents/US7307002

Abstract:

<p>A method is disclosed for the definition of the poly-1 layer in a semiconductor wafer. A non-critical mask is used to recess field oxides in the periphery prior to poly-1 deposition by an amount equal to the final poly-1 thickness. A complimentary non-critical mask is used to permit CMP of the core to expose the tops of core oxide mesas from the shallow isolation trenches.</p>

Cite this Research Publication

Dr. Krishnashree Achuthan, Foster, C. M., Kim, U., Kinoshita, H., Raeder, C. H., Sachar, H. Kaur, Sahota, K. Singh, and Sun, Y., “Non-critical complementary masking method for poly-1 definition in flash memory device fabrication”, U.S. Patent US 11/099,3392007.

It appears your Web browser is not configured to display PDF files. Download adobe Acrobat or click here to download the PDF file.

207
PROGRAMS
OFFERED
5
AMRITA
CAMPUSES
15
CONSTITUENT
SCHOOLS
A
GRADE BY
NAAC, MHRD
9th
RANK(INDIA):
NIRF 2017
150+
INTERNATIONAL
PARTNERS