Publication Type:

Journal Article

Source:

International Journal of Computer Science & Engineering Technology (IJCSET), Volume 1, Issue 5, p.234-237 (2011)

URL:

http://ijcset.net/docs/Volumes/volume1issue5/ijcset2011010510.pdf

Keywords:

Booth multiplier, modified booth multiplier, one level recursive architecture, Power analysis, Reconfiguration

Abstract:

DSP applications are rich in multiplication operations. Hence there is a growing need in improving the efficiency of multipliers. To improve the performance of
multipliers, reconfiguration is introduced. In this paper, reconfiguration is introduced in the form of one level recursive architecture to the existing modified booth multiplier (MBM). It provides reconfigurable modes that satisfy multiple precision requirements. Power consumption of the multipliers can be reduced with the introduction of power efficient schemes namely Dynamic Operand Interchange and Spurious Power Suppression Technique to the reconfigurable booth architecture.

Cite this Research Publication

S. S. Sakthi and Kayalvizhi, N. M. N., “Power Aware Reconfigurable Multiplier for DSP Applications”, International Journal of Computer Science & Engineering Technology (IJCSET), vol. 1, no. 5, pp. 234-237 , 2011.

207
PROGRAMS
OFFERED
6
AMRITA
CAMPUSES
15
CONSTITUENT
SCHOOLS
A
GRADE BY
NAAC, MHRD
8th
RANK(INDIA):
NIRF 2018
150+
INTERNATIONAL
PARTNERS