Publication Type:

Conference Paper

Source:

ICECT 2011 - 2011 3rd International Conference on Electronics Computer Technology, Volume 2, Kanyakumari, p.325-329 (2011)

ISBN:

9781424486779

URL:

http://www.scopus.com/inward/record.url?eid=2-s2.0-79961216909&partnerID=40&md5=24cf2606d2e011fbb738ddb0aa543626

Keywords:

Application specific integrated circuits, Common Power Format, Computer software, Critical issues, Design, Energy management, Low Power, Microprocessor chips, Power distributions, Power domain, Power gatings, Power management techniques, Power managements, Power-aware, Programmable logic controllers, Reducing costs, Simulation software, System on chip design

Abstract:

It's no secret that power is emerging as the most critical issue in system-on-chip (SoC) design today. In this paper, Common Power Format (CPF) has been used to describe the power distribution and its control at RTL level in a system on chip (SoC) design. With CPF one can model the low power aspect of a design more effectively. The power aware results for an SoC, Voice Modulation Engine (VME) were obtained using Cadence power aware simulation software. It gives the ability to functionally verify the power management techniques at the RTL level, reducing costs significantly both in terms of effort and time. © 2011 IEEE.

Notes:

cited By (since 1996)0; Conference of org.apache.xalan.xsltc.dom.DOMAdapter@6c450a1a ; Conference Date: org.apache.xalan.xsltc.dom.DOMAdapter@289a687e Through org.apache.xalan.xsltc.dom.DOMAdapter@31423d05; Conference Code:85884

Cite this Research Publication

M. Sa Lakshmi, Vaya, Pa, and Venkataramanan, Sb, “Power management in SoC using CPF”, in ICECT 2011 - 2011 3rd International Conference on Electronics Computer Technology, Kanyakumari, 2011, vol. 2, pp. 325-329.