Back close

Low Power Heterogeneous Adder

Publication Type : Journal Article

Publisher : International Journal of Applied Engineering and Research

Source : International Journal of Applied Engineering and Research, Volume 9, Issue 22, p.13449-13464 (2014)

Url :

Campus : Coimbatore

School : School of Engineering

Department : Electronics and Communication

Verified : Yes

Year : 2014

Abstract : Flexibility and Portability has increased the requirement of Low Power components in fields like multimedia, signal processing and other computing applications. Adders are the essential computing elements in such applications. However the present adder architectures with hybrid/heterogeneous features provide performance variations but limits to consume less power. In this paper, low power heterogeneous adder architecture is proposed to enable flexibility to the computing applications and consume less power. 128 bit heterogeneous adder architecture is built using three low power sub-adders (ripple carry, carry look a head and carry bypass adders). Adder variants in sub-adders block of heterogeneous adder architecture enables to select required quality metrics viz., area, timing and power, for the design. Application requirements like low power – same performance, low power – low area, variable performance can be selected. Designs are demonstrated using Verilog HDL by synthesizing with Cadence’s RTL Compiler and mapped to TSMC 65nm technological library node.

Cite this Research Publication : S. Karthick, Valarmathy, S., and Prabhu E., “Low Power Heterogeneous Adder”, International Journal of Applied Engineering and Research, vol. 9, no. 22, pp. 13449-13464, 2014.

Admissions Apply Now