Unit 1
Introduction and Performance of Computing system, Processor Architecture with example as MIPS & Instruction Set, Single Cycle Datapath Design, Control Hardware, Computer Arithmetic, Floating Point Arithmetic, Role of performance.
| Course Name | Computer Organisation and Architecture |
| Course Code | 15CSE301 |
| Program | B. Tech. in Electrical and Electronics Engineering |
| Credits | Campus: Bengaluru, Coimbatore, Amritapuri |
| Year Taught | 2015 |
| Year Taught | 2016 |
| Year Taught | 2017 |
| Year Taught | 2018 |
Introduction and Performance of Computing system, Processor Architecture with example as MIPS & Instruction Set, Single Cycle Datapath Design, Control Hardware, Computer Arithmetic, Floating Point Arithmetic, Role of performance.
Introduction to multicycle datapath, Pipelining Technique – Design Issues, Hazards: Structural Hazards, Data Hazards and Control Hazards, Static Branch Prediction, Dynamic Branch Prediction, Advanced Concepts in pipelining.
Memory Organization – Introduction, Cache Memory Organization, Main Memory & Interleaving, I/O Organization, Modern Processors, Parallel Processing.
‘Computer Organisation and Architecture’ is a course offered in B. Tech. in Electrical and Electronics Engineering program at School of Engineering, Amrita Vishwa Vidyapeetham.
DISCLAIMER: The appearance of external links on this web site does not constitute endorsement by the School of Biotechnology/Amrita Vishwa Vidyapeetham or the information, products or services contained therein. For other than authorized activities, the Amrita Vishwa Vidyapeetham does not exercise any editorial control over the information you may find at these locations. These links are provided consistent with the stated purpose of this web site.