Back close

Course Detail

Course Name VLSI Design Lab
Course Code 19ECE383
Program B. Tech. in Electronics and Computer Engineering
Semester 5
Year Taught 2019


Keywords: Cadence, DC characteristics, CMOS, Pseudo, Dynamic.

  • Transfer and Output Characteristics of PMOS and NMOS: Measurement of Threshold voltage, β, γ, and λ.
  • Pass transistor and transmission logic based AND and OR gates: checking “strong” and “weak” ones and zeros.
  • Inverter output response for a given input: Measurement of rise time, fall time, propagation delay, short circuit power and switching power for zero load and a finite capacitance load.
  • Voltage transfer characteristics (VTC) of Inverter: Measurement of mid-point voltage (switching threshold) and noise margin.
  • Realization of CMOS NAND and NOR gates: VTC characteristics and measurement of switching thresholds.
  • Realization of Boolean function: sizing for equal rise time and fall time.
  • Mirror logic based XOR and XNOR gates.
  • Pseudo NMOS based Boolean expression realization: Checking the output swing, input capacitance and short circuit power.
  • Dynamic and Domino logic based Boolean expression realization: Checking charge sharing and monotonicity.
  • Transistor level realization of D Flip-flop with set and reset.

Objectives and Outcomes

Course Objectives

  • To explore and understand the characteristics, parameters and second order effects of PMOS and NMOS.
  • To experiment and analyze the DC characteristics of CMOS gates.
  • To build and analyze the complex Boolean expressions using different logic realizations.

Course Outcomes

  • CO1: Able to analyze transfer and output characteristics of PMOS and NMOS.
  • CO2: Able to understand the different VTC characteristics of basic gates.
  • CO3: Able to synthesize and implement combinational and sequential digital circuits using CMOS logic.
  • CO4: Able to implement combinational logics using Mirror, Pseudo, Dynamic logics.

CO – PO Mapping

PO1 PO2 PO3 PO4 PO5 PO6 PO7 PO8 PO9 PO10 PO11 PO12 PSO1 PSO2
CO1 3 3 3 3 3 2 3 2
CO2 3 3 2 3 3 2 3 2
CO3 3 3 2 2 3 3 2 3 2 2
CO4 3 3 3 3 2 3 2

Evaluation Pattern

Evaluation Pattern 80 : 20 (Internal: External)

Assessment Internal External
*Continuous Assessment (CA) 80
End Semester 20
*CA – Can be Quizzes, Assignment, Projects, and Reports.

DISCLAIMER: The appearance of external links on this web site does not constitute endorsement by the School of Biotechnology/Amrita Vishwa Vidyapeetham or the information, products or services contained therein. For other than authorized activities, the Amrita Vishwa Vidyapeetham does not exercise any editorial control over the information you may find at these locations. These links are provided consistent with the stated purpose of this web site.

Admissions Apply Now