COURSE SUMMARY
Course Title: 
VLSI System Design
Course Code: 
15ECE373
Year Taught: 
2015
2016
2017
2018
Degree: 
Undergraduate (UG)
School: 
School of Engineering
Campus: 
Bengaluru
Coimbatore
Amritapuri

'VLSI System Design' is a course offered in B. Tech. in Electrical and Electronics Engineering program at School of Engineering, Amrita Vishwa Vidyapeetham

Unit 1

Introduction to verilog HDL: ASIC / FPGA design flow – Advantages of HDL – Overview of digital design with verilog HDL. Hierarchical modeling: Basic concepts – Modules and ports. Overview of different levels of abstractions: Gate level modeling – Dataflow modeling – Behavioral modeling – Switch level modeling.

Unit 2

Logic synthesis with verilog HDL: Impact of logic synthesis – Interpretation of a few verilog constructs – Synthesis design flow – Concepts of verification. Introduction to FPGA fabrics: FPGA architectures – SRAM-based FPGAs – Permanently programmed FPGAs – Circuit design of FPGA fabrics – Architecture of FPGA fabrics – Logic implementation of FPGAs – Physical design for FPGAs.

Unit 3

Architecture and large scale Systems: Behavioral design – Design methodologies – Buses – Platform FPGAs – Multi FPGA systems – Novel architecture – FPGA design cycle using Xilinx ISE webpack.

  • Wayne Wolf, “FPGA-Based System Design”, First Edition, Prentice Hall India Private Limited, 2004.
  • Samir Palnitkar, “Verilog HDL”, First Edition, Prentice Hall India Private Limited, 2003.
  • Stephen Brown, Zvonko Vranesic, “Fundamentals of Digital Logic with Verilog Design”, First Edition, Tata McGraw Hill Publishing Company Limited, 2002.
  • Stephen M. Trimberger, “Field-Programmable Gate Array Technology”, Springer, 1994.
  • Clive Maxfield, “The Design Warrior’s Guide to FPGAs”, Elsevier, 2000.