ProgramsView all programs
From the news
- Chancellor Amma Addresses the Parliament of World’s Religions
- Amrita Students Qualify for the European Mars Rover Challenge
Publication Type : Conference Paper
Publisher : 2020 4th International Conference on Trends in Electronics and Informatics (ICOEI)(48184),
Source : 2020 4th International Conference on Trends in Electronics and Informatics (ICOEI)(48184), IEEE, Tirunelveli, India (2020)
Campus : Amritapuri
School : School of Engineering
Department : Electronics and Communication
Year : 2020
Abstract : Advancement in technology and increased complexity of circuits had created more challenges for testing the functionality and errors in the circuit. Increased power requirements during test mode are one of the major challenges faced. This paper presents an efficient study on the synthesis of digital circuits by combining both Mentor Graphics HDL Design and Xilinx VIVADO FPGA flow. The experiment is done by using the circuit of a synchronous up counter. Power and area requirements are analyzed and compared with the corresponding gate-level models for various bit lengths of the counter circuit.
Cite this Research Publication : N. B. Sumanth, B. Reddy, L., R.S. Geethu, and , “A Proposal for Synthesis of Synchronous Counters”, in 2020 4th International Conference on Trends in Electronics and Informatics (ICOEI)(48184), Tirunelveli, India, 2020.