Publication Type : Journal Article
Publisher : Communications in Computer and Information Science
Source : Communications in Computer and Information Science, Volume 305 CCIS, Kochi, p.100-107 (2012)
ISBN : 9783642321115
Keywords : Adiabatic circuits, Adiabatic logic, Adiabatic switching, Clocking schemes, CMOS circuits, CMOS integrated circuits, CMOS logic circuits, Communication systems, Dynamic Power, Energy dissipation, Energy efficiency, Energy efficient, Energy minimization, Energy recovery logic, Environmental protection, Heat energy, Logic circuits, Logic design, Logic gates, Logic operations, Low speed operation, Non-adiabatic, RERL, Reversible Logic, SPICE, Total power dissipation
Campus : Coimbatore
School : School of Engineering
Department : Electronics and Communication
Year : 2012
Abstract : Energy minimization is an important factor in designing digital circuits which are portable and battery operated.Irreversible logic operation causes the minimum dissipation of KT ln 2 joules of heat energy when each bit is erased.Reversible logic that employs adiabatic switching principles can be used to minimize dynamic power , which is the major contributor to total power dissipation. Reversible Energy Recovery Logic (RERL) belongs to fully adiabatic logic family and it eliminates non adiabatic energy loss by making use of reversible logic. RERL NAND/AND gate and RERL SR latch is proposed in this work using eight phase clocking scheme. This RERL circuits consume less energy compared with static CMOS logic circuits at low speed operation. The simulation result using HSPICE shows that RERL circuits consume less power compared with the static CMOS circuits. © 2012 Springer-Verlag.
Cite this Research Publication : C. S. Shari Jahan and Kayalvizhi, N. M. N., “Adiabatic technique for designing energy efficient logic circuits”, Communications in Computer and Information Science, vol. 305 CCIS, pp. 100-107, 2012.