Back close

Low power implementation of DTMF chip by using power gating technique with merge flops

Publisher : Journal of Engineering and Applied Sciences

Year : 2018

Abstract : pWith the advent of technology and increasing concern for designing low power devices, systems with longer sustaining battery life are the demand. This study focuses on design of low power DTMF chip which is extensively used in telecommunication systems. Firstly, the existing techniques are implemented and compared with the power gating technique that results in reduction in leakage power consumption by 96% and the overall power consumption by 7% compared to the design without low power intent. The addition of low power cells in power gating technique results in an increase in area by 15% at the placement stage and a placement density gt; 100% after routing. An algorithm is proposed to improve the efficiency of power gating by restricting the impact of this increase in area due to addition of low power cells by using merge flip-flops. © Medwell Journals, 2018./p

Admissions Apply Now