Back close

Task-enabled instruction cache partitioning scheme for embedded system

Publisher : Smart Innovation, Systems and Technologies

Campus : Bengaluru

School : School of Engineering

Department : Computer Science

Year : 2018

Abstract : pEnergy reduction is an important factor and a challenge in the design of the embedded system. In this work, we propose TEST, a process-aware partitioning scheme to study the impact of partitioning scheme based on process aware in instruction cache for multitasking embedded system. Process-aware partitioning will partition instruction cache which is based on the mapping between process and cache memory. This technique results in 70–80% reduction in dynamic energy and 50–70% in static leakage energy as compared to the base set-associative cache architecture. Results of the TEST are evaluated using the simple scalar 3.0 simulator using the Mi-bench-embedded benchmarks. © 2018, Springer Nature Singapore Pte Ltd./p

Admissions Apply Now