| Course Name | Hardware Security and Trust |
| Course Code | 15ECE367 |
| Program | B. Tech. in Electronics and Communication Engineering |
| Year Taught | 2019 |
Background on VLSI testing – Test generation – Structured DFT techniques overview – Scan design – Boundary scan method – BIST schemes – Hardware trojan – Trojan taxonomy – Case study – Trojan detection – Classification of trojan detection – Challenges in trojan detection
Design for hardware trust – Delay based methods – Shadow registers – Ring oscillators – Dummy scan Flip-Flop insertion – Trojan activation time analysis – Layout-aware scan cell reordering – Trojan detection and isolation flow.
Security and testing – Scan-based testing – Scan-based attacks and counter measures – System-on-chip test infrastructure – Emerging areas of test security. Trojan prevention: Built-in self authentication – BISA structure and insertion flow – Analyzing BISA structure – Trusted design in FPGAs.
DISCLAIMER: The appearance of external links on this web site does not constitute endorsement by the School of Biotechnology/Amrita Vishwa Vidyapeetham or the information, products or services contained therein. For other than authorized activities, the Amrita Vishwa Vidyapeetham does not exercise any editorial control over the information you may find at these locations. These links are provided consistent with the stated purpose of this web site.
