General overview of computing models, Basic RC concepts, Performance, power, size, and other metrics, RC devices and architecture – fine grained and coarse grained, integration into traditional systems, FPGA computing platforms, Design tools and languages: HDLs, Synthesis, PAR, HLL and HLS, RC application development, domains and case studies, Special topics in RC: Middleware, Fault tolerance, Partial reconfiguration, device characterization.
At the end of the course the students will be able to
| Course Outcome | Bloom’s Taxonomy Level | |
| CO 1 | Understand the Concept of Reconfigurable Computing and FPGA Architectures. | L1 |
| CO 2 | Understand and explore the various FPGA computing platforms in terms of design tools. | L2 |
| CO 3 | Explore and apply the basic building blocks of FPGA designing in terms of Programming (HDLs). | L3 |
| CO 4 | Analyze the Coarse-grained and Fine Grain configurability for performance enhancement using multi-FPGA systems. | L4 |
| CO 5 | Design, Analyze and apply reconfigurable computing in various applications for optimization. | L5 |
| CO 6 | To be able to create new designs and analyze advanced techniques such as Fault tolerance and Partial Reconfiguration. | L6 |
‘Reconfigurable Computing’ is an elective course offered in M. Tech. in Computer Science and Engineering program at School of Engineering, Amrita Vishwa Vidyapeetham.
DISCLAIMER: The appearance of external links on this web site does not constitute endorsement by the School of Biotechnology/Amrita Vishwa Vidyapeetham or the information, products or services contained therein. For other than authorized activities, the Amrita Vishwa Vidyapeetham does not exercise any editorial control over the information you may find at these locations. These links are provided consistent with the stated purpose of this web site.
