Publications

Abstract : Various security issues associated with current boundary scan techniques and a new technique to overcome these issues is addressed here. Many of the challenges of the existing systems while enhancing security of testability circuits are modification of logic, area overhead, frequency limitations. Here a secure test wrapper is presented to ensure protection of the internal scan chains along with its primary input and outputs, all of which, can hold important data during system operation. For ensuring security various known cryptographic primitives along with the design are used. The proposed system aims at utilizing the existing components in the design, thus to have less area overhead and to implement strong protection against hardware attacks. This work makes use of Ring Oscillator Physical Unclonnable Function(ROPUF) and higher bit Linear Feedback Shift Register(LFSR) for added protection of the wrapper scan cells and chain. The LFSR is formed by using flip-flops of existing wrapper cells. The entire design and functionality is validated with the help of Xilinx Vivado