This work is focused on hardware design of Soft Decision Decoders (SSD) that use channel output information as reliability measures to improve the coding gain with associated levels of complexity. The project is geared towards FPGA implementation of the reliability based SSD for Turbo codes to suit deep space applications.
