Electronic system level design: Languages (C++, Verilog and SystemC) - Flows
and methodologies – Architecture exploration, Models for system level design and
Electronic system level verification: Verification languages (Verilog and System
Verilog) - Verification flows and methodologies (UVM) - HW-SW co-verification
Open source tools – Bluespec and Accellera, case study.