COURSE SUMMARY
Course Title: 
Electronic System Level Design and Verification
Course Code: 
15ECE365
Year Taught: 
2015
Type: 
Elective
Degree: 
Undergraduate (UG)
School: 
School of Engineering
Campus: 
Bengaluru
Chennai
Coimbatore
Amritapuri

'Electronic System Level Design and Verification' is an elective course offered for the B. Tech. (Bachelor of Technology) in Electronics and Communication Engineering at School of Engineering, Amrita Vishwa Vidyapeetham.

Unit 1

Electronic system level design: Languages (C++, Verilog and SystemC) - Flows and methodologies – Architecture exploration, Models for system level design and functional Simulation,

Unit 2

Electronic system level verification: Verification languages (Verilog and System Verilog) - Verification flows and methodologies (UVM) - HW-SW co-verification

Unit 3

Open source tools – Bluespec and Accellera, case study.

TEXTBOOKS

  1. Michael D. Ciletti, “Advance Digital Design with Verilog HDL”, Pearson Higher Education, 2011.
  2. Chris Spear and Greg Tumbush, “System Verilog for Verification: A Guide to Learning the Testbench Language Features” Third Edition, Springer, 2012.

REFERENCES

  1. Sandro Rigo, Rodolfo Azevedo and Luiz Santos, “Electronic System Level Design – An Open-Source Approach”, Springer, 2011.
  2. Brian Bailey and Grant Martin, “ESL Models and their Application for Electronic System Level Design and Verification in Practice”, Springer, 2010.
  3. David Black, Jack Donovan, Bill Bunton and Anna Keist, “System C from the ground up”, Second Edition, Springer, 2010.