Programs
- M. Tech. in Automotive Engineering -Postgraduate
- Fellowship Program in Paediatric and Congenital Heart Surgery -Fellowship
Publication Type : Conference Paper
Publisher : 2009 International Conference on Computer and Electrical Engineering, ICCEE 2009
Source : 2009 International Conference on Computer and Electrical Engineering, ICCEE 2009, Volume 2, Dubai, p.503-506 (2009)
ISBN : 9780769539256
Keywords : Bit-Width, Coarse-grained, Control bits, Data-intensive application, Electrical engineering, High flexibility, Low-power consumption, Multimedia signal processing, Power Consumption, Reconfigurable adder, Reconfigurable architecture, Signal processing, Verilog HDL
Campus : Amritapuri
School : School of Engineering
Center : Humanitarian Technology (HuT) Labs
Department : Electronics and Communication
Year : 2009
Abstract :
Reconfigurable architecture gives the advantage of both high performance and high flexibility. However power consumption is also an important criterion which determines the efficiency of the reconfigurable architecture to be used in data intensive applications like cryptography, multimedia and signal processing. This paper analyzes a coarse grained reconfigurable adder which can be dynamically reconfigured with respect to bitwidth of operands. Using multiplexers and appropriate control bits, part of the architecture may be powered-down according to the requirement, thereby saving power because of the inactive state of unused part. It is described in Verilog HDL and Synthesized on to Xilinx spartan-2 FPGA. Xilinx Xpower analyzer is used to find the power consumption. Experimental results of this design show the edge over existing design in terms of power consumption. © 2009 IEEE.
Cite this Research Publication : Rajesh Kannan Megalingam, Popuri, G., and Ravisankar, P., “Low Power Consumption Coarse Grained Reconfigurable Adder”, in 2009 International Conference on Computer and Electrical Engineering, ICCEE 2009, Dubai, 2009, vol. 2, pp. 503-506