Unit 1:
General Packaging Principles –Wire Bonding – Flip Chip Technologies –Types of Packaging
– Ball Grid Array – Quad Lead – Surface Mount Technology –Monolithic 3D ICs.
Course Name | VLSI Packaging Technologies and Design |
Course Code | 25VL748 |
Program | M. Tech. in VLSI Design |
Credits | 3 |
Campus | Amritapuri, Coimbatore, Bengaluru, Chennai |
General Packaging Principles –Wire Bonding – Flip Chip Technologies –Types of Packaging
– Ball Grid Array – Quad Lead – Surface Mount Technology –Monolithic 3D ICs.
Component Packaging (Including Integrated Circuits, Opto, MEMS, RF and Solar Devices) – Substrates used in Packaging –Electrical and Thermal Considerations.
Reliability Test Strategies –Reliability Modelling –Reliability Testing, Degradation and Failure Mechanisms – MTTF, FIT, Thermal – Chemical – Electrical and Mechanical – Characterization Techniques.
Course Objectives
Course Outcomes: At the end of the course, the student should be able to
Skills Acquired: Provide an in-depth knowledge on how an IC package is done.
CO-PO Mapping:
CO/PO | PO 1 | PO 2 | PO 3 | PSO1 | PSO2 | PSO3 |
CO 1 | – | – | 2 | – | – | – |
CO 2 | – | – | 3 | 2 | – | – |
CO 3 | – | – | 2 | 2 | – | – |
CO 4 | – | – | 3 | 2 | – | – |
DISCLAIMER: The appearance of external links on this web site does not constitute endorsement by the School of Biotechnology/Amrita Vishwa Vidyapeetham or the information, products or services contained therein. For other than authorized activities, the Amrita Vishwa Vidyapeetham does not exercise any editorial control over the information you may find at these locations. These links are provided consistent with the stated purpose of this web site.