Publications

Abstract : A power efficient router architecture to increase the performance in a NoC interconnect is suggested in this paper. Static power reduction by using power-gating techniques has been extensively discussed in the past. More recent papers implement router architectures to resolve the issues in power gating such as early wake-up latency and energy dissipation, thereby achieving high performance and reduction in static power. The work proposed in this paper modifies on a recent router architecture that remedied the early wake-up latency overhead and achieved significant power savings. The proposed LPSQ router architecture provides an additional reduction in dynamic power and area overhead by 20.2% and 24.5%, respectively, without degrading the overall system performance.