ProgramsView all programs
From the news
- Chancellor Amma Addresses the Parliament of World’s Religions
- Amrita Students Qualify for the European Mars Rover Challenge
Publication Type : Journal Article
Publisher : Indian Journal of Science and Technology, Indian Society for Education and Environment.
Source : Indian Journal of Science and Technology, Indian Society for Education and Environment, Volume 9, Issue 30 (2016)
Campus : Coimbatore
School : School of Engineering
Department : Electronics and Communication
Year : 2016
Abstract : Objectives: VLSI testing plays a very crucial role in the design of a VLSI chip. The advances in technology have led to increasing density of transistors and increased circuit complexity in a chip. With the increasing number of inputs, the memory overheads associated with storing test patterns increases. Thus the test pattern volume needs to be compressed. Methods/Statistical Analysis: In the proposed approach, a hybrid test pattern compression technique is used along with different schemes such as Huffman and Run length encoding. These encoding schemes are applied on ISCAS'85 and ISCAS'89 benchmark circuits and the results are compared and analyzed based on their compression ratio. Findings: In the proposed approach, an improved compression ratio is obtained when compared to the existing techniques in the literature. Application: The memory requirements in Automatic Test Equipment (ATE) to store large test data is reduced.
Cite this Research Publication : A. Asokan and Dr. Anita J. P., “Burrows Wheeler Transform Based Test Vector Compression for Digital Circuits”, Indian Journal of Science and Technology, vol. 9, no. 30, 2016.