Programs
- Ph. D. in Mechanical Engineering -
- B.Tech. in Artificial Intelligence (AI) and Data Science (Medical Engineering) - Undergraduate
Publication Type : Conference Proceedings
Publisher : Proceedings of IEEE International Conference on Circuit, Power and Computing Technologies, ICCPCT 2016, Institute of Electrical and Electronics Engineers Inc., p.1-5 .
Source : Proceedings of IEEE International Conference on Circuit, Power and Computing Technologies, ICCPCT 2016, Institute of Electrical and Electronics Engineers Inc., p.1-5 (2016)
ISBN : 9781509012770
Keywords : Bit error rate, Codes (symbols), Computer circuits, Decoding, Decoding algorithm, Error correction, Error correction capability, LDPC codes, Low-density parity-check (LDPC) codes, Majority logic, One-step majority-logic decoding, Optical communication, Optimal decoding, Reconfigurable hardware, Satellite communication systems, Signal to noise ratio, Sum-product algorithm
Campus : Coimbatore
School : School of Engineering
Department : Electronics and Communication
Year : 2016
Abstract : A hybrid sub-optimal technique has been proposed in this paper for decoding the LDPC codes, which delivers a better performance. The two decoding algorithms namely, the Sum Product Algorithm (SPA) and One Step Majority Logic Decoding Algorithm (OSMLGD) are pooled together to accomplish decoding of LDPC codes. Also the two algorithms are implemented exclusively in order to compare the performance. The error correction capability is compared by plotting the Bit-Error Rate v/s SNR graph and the computational complexity is also compared.
Cite this Research Publication : S. Neha and Pargunarajan K., “Hybrid sub-optimal decoding technique for LDPC codes”, Proceedings of IEEE International Conference on Circuit, Power and Computing Technologies, ICCPCT 2016. Institute of Electrical and Electronics Engineers Inc., pp. 1-5, 2016.