'Digital Systems Lab' is a course offered in the second semester of B. Tech. programs at the School of Engineering, Amrita Vishwa Vidyapeetham.
Outcomes:
CO1: Develop Boolean equations and truth tables for synthesis using different logic gates
CO2: Design combinational and sequential logic circuits.
CO3: Develop various shift registers
CO4: Design and construct synchronous, asynchronous counters and special type of counters.
CO - PO Mapping
| Cos/ PO | PO1 | PO2 | PO3 | PO4 | PO5 | PO6 | PSO1 | PSO2 |
| CO1 | 3 | 2 | 3 | 1 | 1 | 1 | 1 | |
| CO2 | 3 | 3 | 3 | 1 | 1 | 1 | 1 | - |
| CO3 | 3 | 3 | 3 | 1 | 1 | 1 | 1 | - |
| CO4 | 3 | 3 | 3 | 1 | 1 | 1 | 1 |
Contents:
Familiarization of Digital trainer kit and study of logic gates, Realization of Boolean expressions using logic gates, Realization of Boolean expressions using universal gates, Realization of code converters, Design of Adders/Subtractors, Design of Multiplexers/ De-Multiplexers, Design of Encoders/ Decoders, Study of flip-flops, Design of Synchronous counters, Design of Asynchronous counters
- Stephen Brown, ZvonkoVranesic, “Fundamentals of Digital Logic with Verilog Design”, Tata McGraw Hill Publishing Company Limited, Second Edition.
- M Morris Mano, Micheal D Ciletti “Digital Design with an introduction to the verilog HDL”, Pearson Education, Fifth Edition, 2013
- Donald D Givone, “Digital Principles and Design”, Tata McGraw Hill Publishing Company Limited, 2003.
Related Academic Courses
