Back close

VLSI Development of Finite Field Arithmetic

Start Date: Wednesday, Nov 29,2006

School: School of Engineering, Coimbatore

Project Incharge:Dr. M. Sethumadhavan
Project Incharge:Dr. T. R. Padmanaban
Funded by:GoI
VLSI Development of Finite Field Arithmetic

In this project we are attempting to address various VLSI design related issues with a special focus on low area and low power implementation of the finite filed arithmetic. We intend to select a few algorithms with the potential for application in the area. Their realization with FGPA will be studied, analyzed and compared. The focus will be on the identification of algorithms and parameter combinations which will deliver optimum performance.

Related Projects

Development of Source Code Methodologies – Plagiarism Detection Engine
Development of Source Code Methodologies – Plagiarism Detection Engine
Understanding Impacts of El-Nino events on the Indian Agricultural Productivity (CoPI)
Understanding Impacts of El-Nino events on the Indian Agricultural Productivity (CoPI)
MiG Aircraft and Kamov Helicopter
MiG Aircraft and Kamov Helicopter
Malware detection using FPGA, Sandboxing and Machine Learning
Malware detection using FPGA, Sandboxing and Machine Learning
Amrita Automotive Technology Center (AATC)
Amrita Automotive Technology Center (AATC)
Admissions Apply Now