ProgramsView all programs
From the news
- Chancellor Amma Addresses the Parliament of World’s Religions
- Amrita Students Qualify for the European Mars Rover Challenge
Publication Type : Conference Paper
Publisher : 2016 International Conference on Computer Communication and Informatics (ICCCI)
Source : 2016 International Conference on Computer Communication and Informatics (ICCCI) (2016)
Keywords : Algorithm design and analysis, Classification algorithms, Complexity theory, Computer architecture, Computers, Decimal arithmetic, delay reduction, Delays, digit- recurrence, Digital arithmetic, high speed divider, Informatics, non restoring, radix10 divider architecture
Campus : Bengaluru
School : School of Engineering
Department : Electronics and Communication
Year : 2016
Abstract : Decimal arithmetic is gaining more and more importance in business, commercial and financial applications due to error free and high speed computations. In this work, high speed radix10 divider architecture has been proposed to reduce the delay. This paper presents a modified architecture in which intermediate results are utilized to perform the high speed division. The modified architecture is simulated for different numbers of bits. Synthesis results show that the modified architecture implemented in 180nm technology has reduced delay when compared to digit recurrence with constant digit selection function architecture which is the fastest of existing architectures.
Cite this Research Publication : N. S., S. Agrawal, and Dr. N.S. Murty, “An architecture for high speed Radix10 division”, in 2016 International Conference on Computer Communication and Informatics (ICCCI), 2016.