Back close

Minimised memory VLSI architecture for convolutional coders

Publication Type : Conference Paper

Source : Proc. of National Conference on VLSI and Comm. (NCVCOM) 2007 Pages pp. 133-137, 2007

Campus : Amritapuri

School : School of Engineering

Department : Electronics and Communication

Year : 2007

Abstract :

Cite this Research Publication : S.S. Poorna, P. Manirajkumar, V. Rajamani, "Minimised memory VLSI architecture for convolutional coders", Proc. of National Conference on VLSI and Comm. (NCVCOM) 2007 Pages pp. 133-137, 2007

Admissions Apply Now