Back close
Publications
Design of Control System for a Smart Coconut Dryer

Authors : Jeyanthi R., Ashwin, R., C., V

Publisher :i-PACT

Publications
Modeling of Multivariate Systems using Vector Autoregression(VAR)

Authors : Jeyanthi R., R., Ajith, K.B., Dharmavenkatesan, C.J., Harivigneshwar

Publisher :i-PACT

Publications
Automated Bus Ticketing System Using RFID

Authors : Jayasree M. Oli, Manam, Saradeep, Telluri, Pavan

Publisher :2019 2nd International Conference on Intelligent Computing, Instrumentation and Control Technologies (ICICICT)

Publications
Logic Encryption of Combinational Circuits

Authors : M. Vinodhini, Pritika, K

Publisher :2019 3rd International Conference on Electronics, Materials Engineering Nano-Technology (IEMENTech)

Publications
Fast Error Correction for Header Flit in NoC

Authors : M. Vinodhini, Jeshmitha Reddy, K, Hema Sekhar Reddy, G, Taraka Sai Srinatha Reddy, V

Publisher :2019 International Conference on Communication and Electronics Systems (ICCES)

Publications
Efficient Multi-Bit Error Tolerant design for MVM

Authors : M. Vinodhini, Reddy, P Sai, Thirumal, Venkatesh, Pasam, Hitesh, P G

Publisher :2019 3rd International conference on Electronics, Communication and Aerospace Technology (ICECA)

Publications
Weight Based Segmentation of Scan Cells for Efficient ATPG Technique

Authors : M. Vinodhini, Vipin, K., Aswathy, P

Publisher :2019 3rd International Conference on Computing Methodologies and Communication (ICCMC)

Publications
Anti-Hijacking system using Raspberry Pi

Authors : M. Vinodhini, Naik, Rishhabh, Vaishnavi, Surampalli, Jayasree M. Oli

Publisher :2019 International Conference on Smart Systems and Inventive Technology (ICSSIT),

Publications
2D Mapping Robot using Ultrasonic Sensor and Processing IDE

Authors : M. Vinodhini, H., Rakshith, Adithi, R, Jayasree M. Oli

Publisher :2019 International Conference on Vision Towards Emerging Trends in Communication and Networking (ViTECoN)

Publications
mplementation of an Area Efficient High Throughput Architecture for Sparse Matrix LU Factorization

Authors : Dr. Ramesh Chinthala, Gurrala Purushotham, Kumar

Publisher :2019 3rd International Conference on Electronics, Materials Engineering Nano-Technology (IEMENTech)

Publications
Area Efficient Architecture for high speed wide data adders in Xilinx FPGAs

Authors : Dr. Ramesh Chinthala, Murty, N.S., Aswini

Publisher :2019 International Conference on Computer Communication and Informatics (ICCCI)

Publications
Implementation of an Area Efficient High Throughput Architecture for Sparse Matrix LU Factorization

Authors : Dr. Ramesh Chinthala, Gurrala Purushotham, Kumar

Publisher :2019 3rd International Conference on Electronics, Materials Engineering Nano-Technology (IEMENTech)

Admissions Apply Now