ProgramsView all programs
From the news
- Chancellor Amma Addresses the Parliament of World’s Religions
- Amrita Students Qualify for the European Mars Rover Challenge
Publication Type : Conference Proceedings
Publisher : Advances in Signal Processing and Intelligent Recognition Systems
Source : Advances in Signal Processing and Intelligent Recognition Systems, Springer, p.311–322 (2014)
Campus : Bengaluru
School : School of Engineering
Department : Electrical and Electronics
Year : 2014
Abstract : A generic 2D systolic array for N point Discrete Fourier Transform using triple matrix product algorithm is proposed. The array can be used for a non power of two sized N point DFT where N=N1N2nbsp;is a composite number. It uses an array of size N2×(N1+1) which requires(2N+4N2) multipliers. For a DFT of size 4N2nbsp;(i.e multiple of four), an optimized design which requires 4N2number of multipliers is proposed. It is observed that the proposed optimized structure reduces the number of multipliers by 66.6% as compared to the generic array structure while maintaining the same time complexity. Two examples are illustrated, one with non power of two size DFT and another with a DFT of size 4N2. Both the generic and optimized structures use the triple matrix product representation of DFT. The two structures are synthesized using Xilinx ISE 11.1 using the target device as xc5vtx240t-2ff1759 Virtex-5 FPGA. The proposed structure produces unscrambled stream of DFT sequence at output avoiding a necessity of reordering buffer. The array can be used for matrix -matrix multiplication and to compute the diagonal elements of a triple-matrix multiplication.
Cite this Research Publication : I. Mamatha, Dr. Shikha Tripathi, Sudarshan, T. S. B., and Bhattar, N., “Systolic Array Implementation of DFT with Reduced Multipliers Using Triple Matrix Product”, in Advances in Signal Processing and Intelligent Recognition Systems, Springer, 2014, pp. 311–322.